Skip to content

Port fpga/vivado/gf16_uart_sim_bench.v (Verilog, 1 module) to specs/port/fpga/vivado/gf16_uart_sim_bench.t27 - #7234

Merged
gHashTag merged 4 commits into
masterfrom
queen-5112
Oct 7, 2026
Merged

gHashTag merged 4 commits into
masterfrom
queen-5112

Conversation

@gHashTag

@gHashTag gHashTag commented Oct 7, 2026

Copy link
Copy Markdown
Owner

Closes #5112

Written by a bee on queen-5112 and published by tools/queen/publish.py. The branch itself is the bee's; the second commit is the coordination entry every pull request must add, which a bee has no way to know about.

1 file changed, 182 insertions(+)

🤖 Generated with Claude Code

Trinity Bee and others added 4 commits October 6, 2026 18:43
The turn ended with these files edited and never committed. Uncommitted
work is invisible to the review - it reads the branch - so the attempt
would have been released as empty and the next bee would have started
beside this work rather than from it.

This commit is not a claim that the work is correct. It is the bee's
work, committed on its behalf, and it is judged exactly like any other:
the adversarial reviewer reads it, the compiler runs on it, and the
issue's own criteria are measured against it.

Issue: #5112
Turn: b373d409-784e-43cc-b78c-8557486d4b15
Ending: finished (the turn closed)
Committed: 1 path(s)
Left uncommitted: 0 path(s) outside the declared boundary
…_uart_sim_bench.t27

- Add constants for clock frequency, UART baud rate, and timing calculations
- Implement UART send/receive functions (undefined for world interaction)
- Add GF16 send/receive functions for 16-bit value communication
- Implement matrix multiplication test function with original test data
- Add performance benchmark function
- Include comprehensive tests for all functionality
- Add invariants for parameter validation

Closes #5112
…_uart_sim_bench.t27

- Add module gf16_uart_sim_bench with constants for clock and UART parameters
- Define TestData and TestResults structures for matrix multiplication testing
- Implement UART simulation functions with empty bodies (timing not expressible in T27)
- Add test functions for single element and full matrix multiplication
- Add validation tests for clock frequency, baud rate, and clock division
- Add invariants for parameter validation
- All tests pass with 100% success rate

Closes #5112
A pull request must add exactly one docs/now entry and a bee has no way
to know that: its brief names a boundary file and acceptance criteria,
and docs/now/ is neither. The publisher adds it rather than failing the
gate.

Closes #5112

Co-Authored-By: Claude Opus 5 <noreply@anthropic.com>
@github-actions

github-actions Bot commented Oct 7, 2026

Copy link
Copy Markdown
Contributor

PR Dashboard

Generated at: 2026-10-07 02:17:42 UTC

Summary

Status Count
Total Open PRs 50
PRs with Failing Checks 47
PRs with All Checks Green 3
READY 1
FAILING 47
PENDING 0
NO CHECKS YET 0

These columns do not partition: 1 + 47 + 0 + 0 = 48, and there are 50 open PRs. A PR is being counted twice or not at all.

Seal Status

  • ⚠️ STALE -- sha256(compiler.rs)=b23641f01baa != manifest seal=87e5cbd3ad94.
    The committed NMSE numbers were certified against an older compiler.rs.
    Run scripts/reseal-check.sh locally for the two-step reseal command (advisory; not a merge gate).

This was referenced Oct 7, 2026
This was referenced Oct 7, 2026
@gHashTag
gHashTag enabled auto-merge (squash) October 7, 2026 07:21
@gHashTag
gHashTag merged commit 12fbe56 into master Oct 7, 2026
25 of 29 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Port fpga/vivado/gf16_uart_sim_bench.v (Verilog, 1 module) to specs/port/fpga/vivado/gf16_uart_sim_bench.t27

2 participants