Skip to content

[proj] pwr_mgr V1 signoff - #749

Open
tchilikov-semify wants to merge 1 commit into
lowRISC:mainfrom
tchilikov-semify:pwr_mgr_signoff
Open

tchilikov-semify wants to merge 1 commit into
lowRISC:mainfrom
tchilikov-semify:pwr_mgr_signoff

Conversation

@tchilikov-semify

Copy link
Copy Markdown
Collaborator

Closes issue #657

@tchilikov-semify tchilikov-semify linked an issue Sep 30, 2026 that may be closed by this pull request

@marnovandermaas marnovandermaas left a comment

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Some initial comments from my end.

Comment thread doc/proj/pwrmgr.md Outdated
Comment thread doc/proj/pwrmgr.md Outdated
Comment thread doc/proj/pwrmgr.md Outdated
Comment thread doc/proj/pwrmgr.md Outdated
Comment thread doc/proj/pwrmgr.md Outdated
Comment thread doc/proj/pwrmgr.md Outdated
@tchilikov-semify
tchilikov-semify force-pushed the pwr_mgr_signoff branch 3 times, most recently from 7c38b34 to be8c5d6 Compare September 30, 2026 14:49
Comment thread doc/proj/pwrmgr.md Outdated
Comment thread doc/proj/pwrmgr.md Outdated
Comment thread doc/proj/pwrmgr.md

@martin-velay martin-velay left a comment

Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I feel confident with this signoff, thanks @tchilikov-semify

Comment thread doc/proj/pwrmgr.md
| Testbench | TB_TOP_CREATED | Done | [tb.sv][] instantiates the four clocks, TileLink, power manager, interrupt, alert and escalation interfaces along with the power manager DUT |
| Testbench | PRELIMINARY_ASSERTION_CHECKS_ADDED | Done | [pwrmgr_bind.sv][] binds the TLUL protocol, CSR, clock enable and clock manager handshake assertions, and [pwrmgr_unit_only_bind.sv][] the reset manager handshake assertions; the power manager RTL checks that outputs are known after reset |
| Integration | PRE_VERIFIED_SUB_MODULES_V1 | Waived | The Power manager and its primitive submodules (`prim_intr_hw`, `prim_subreg`, etc.) and TileLink adapters (`tlul_adapter_reg`, `tlul_cmd_intg_chk`, etc.) are generated from the OpenTitan template, where the block reached V2S ([OpenTitan power manager checklist][]) |
| Review | DESIGN_SPEC_REVIEWED | Waived | The specification was reviewed through the OpenTitan sign-off process; the Mocha wakeup, reset request and source clock configuration has not had a separate review |

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I think this probably cannot be waived for a templated IP. Shall we put a bit of documentation into the arch document and then we can review it as part of V1?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Power manager DV - V1 signoff

3 participants