Quarantine: 3 pre-existing unit-test failures (ternary encode/decode, trit full_adder, HIR verilog cast)

[gHashTag]

Summary

Three unit tests fail on master and have failed for multiple loops. They are now marked #[ignore] (quarantined) so the suite is green and new regressions are visible, with each ignore annotation pointing here. This issue tracks the root-cause work for each.

These are independent of the jwt CryptoProvider failures, which were fixed separately (the jsonwebtoken crate now pins rust_crypto).

Quarantined tests

1. ternary::tests::test_encode_decode

• Panic: assertion left == right failed: left: 5, right: 1 at bootstrap/src/ternary/mod.rs:80.
• Diagnosis: the assertion itself looks wrong. encode_trits(5) then decode_trits(...) round-trips to 5, but the test compares against expected[4] == 1 (a stray index into a hardcoded array). Either the test should assert == 5 (round-trip) or the intended balanced-ternary digit check needs to be rewritten. Likely a broken test, not a code bug -- confirm round-trip semantics before changing.

2. trit_stdlib::tests::full_adder_uses_two_half_adders_and_or_combine

• Panic: trit_full_adder must combine carries via trit_or at bootstrap/src/trit_stdlib.rs:479.
• Diagnosis: the generated Verilog from build_trit_stdlib_verilog() does not contain the literal trit_or carry_combine. Either the emitter changed the instance name / carry-combine structure, or the test encodes a stale expectation. Verify the intended full-adder topology (2 half-adders + OR carry-combine) against the current emitter.

3. compiler::tests_hir_pipeline_parity::test_verilog_cast_no_as_keyword

• Panic: cast should not emit bare type name at bootstrap/src/compiler.rs:19378 (asserts the Verilog for x as u32 must not contain u32;).
• Diagnosis: the HIR -> Verilog pipeline emits a bare type name for a cast expression. The AST-based gen_verilog_expr ExprCast handler (compiler.rs:4768) correctly emits only the inner expression, so the defect is in the HIR cast lowering path used by compile_verilog. Real codegen bug -- a cast should lower to the inner operand (and width-adjust) without printing the target type token.

Acceptance

• Each test re-enabled (remove #[ignore]) once its root cause is resolved.
• For feat(ring-0): frozen stage-0 + first green parse [SEED-0] #3, add a positive assertion that the cast lowers to a valid Verilog expression of the right width.