Skip to content

JIT: Assertion failed genTypeSize(op1) == genTypeSize(simdBaseType) during 'Lowering nodeinfo' #113829

Closed

Description

@jakobbotsch
// Generated by Fuzzlyn v2.5 on 2025-03-23 15:10:25
// Run on X64 Windows
// Seed: 14181260275910254012-vectort,vector128,vector256,x86aes,x86avx,x86avx2,x86avx512bw,x86avx512bwvl,x86avx512cd,x86avx512cdvl,x86avx512dq,x86avx512dqvl,x86avx512f,x86avx512fvl,x86avx512fx64,x86bmi1,x86bmi1x64,x86bmi2,x86bmi2x64,x86fma,x86lzcnt,x86lzcntx64,x86pclmulqdq,x86popcnt,x86popcntx64,x86sse,x86ssex64,x86sse2,x86sse2x64,x86sse3,x86sse41,x86sse41x64,x86sse42,x86sse42x64,x86ssse3,x86x86base
// Reduced from 68.9 KiB to 0.3 KiB in 00:01:38
// Hits JIT assert in Debug:
// Assertion failed 'genTypeSize(op1) == genTypeSize(simdBaseType)' in 'Program:Main(Fuzzlyn.ExecutionServer.IRuntime)' during 'Lowering nodeinfo' (IL size 20; hash 0xade6b36b; MinOpts)
// 
//     File: D:\a\_work\1\s\src\coreclr\jit\lowerxarch.cpp Line: 4086
// 
using System.Runtime.Intrinsics;

public class C0
{
    public sbyte F4;
}

public class Program
{
    public static void Main()
    {
        var vr4 = new C0();
        Vector128.CreateScalar((short)vr4.F4);
    }
}

Bisected to #112728, cc @saucecontrol

cc @dotnet/jit-contrib

Activity

  1. ghost added
    area-CodeGen-coreclrCLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI
    on Mar 24, 2025
  2. dotnet-policy-service commented on Mar 24, 2025

    @dotnet-policy-service
    Contributor

    Tagging subscribers to this area: @JulieLeeMSFT, @jakobbotsch
    See info in area-owners.md if you want to be subscribed.

  3. removed
    untriagedNew issue has not been triaged by the area owner
    on Mar 24, 2025
  4. added this to the 10.0.0 milestone on Mar 24, 2025
  5. jakobbotsch commented on Mar 24, 2025

    @jakobbotsch
    MemberAuthor

    Different assert, similar issue:

    // Generated by Fuzzlyn v2.5 on 2025-03-23 15:09:24
    // Run on X64 Windows
    // Seed: 3022985173499088836-vectort,vector128,vector256,x86aes,x86avx,x86avx2,x86avx512bw,x86avx512bwvl,x86avx512cd,x86avx512cdvl,x86avx512dq,x86avx512dqvl,x86avx512f,x86avx512fvl,x86avx512fx64,x86bmi1,x86bmi1x64,x86bmi2,x86bmi2x64,x86fma,x86lzcnt,x86lzcntx64,x86pclmulqdq,x86popcnt,x86popcntx64,x86sse,x86ssex64,x86sse2,x86sse2x64,x86sse3,x86sse41,x86sse41x64,x86sse42,x86sse42x64,x86ssse3,x86x86base
    // Reduced from 26.2 KiB to 0.3 KiB in 00:01:05
    // Hits JIT assert in Debug:
    // Assertion failed 'op1->TypeIs(TYP_INT) && (genTypeSize(op1->CastToType()) == genTypeSize(simdBaseType))' in 'Program:Main(Fuzzlyn.ExecutionServer.IRuntime)' during 'Lowering nodeinfo' (IL size 31; hash 0xade6b36b; MinOpts)
    // 
    //     File: D:\a\_work\1\s\src\coreclr\jit\lowerxarch.cpp Line: 4081
    // 
    using System;
    using System.Numerics;
    using System.Runtime.Intrinsics;
    using System.Runtime.Intrinsics.X86;
    
    public class Program
    {
        public static void Main()
        {
            var vr7 = Vector128.CreateScalar(2263564149047927034UL);
            Vector256.CreateScalar((short)(byte)Sse41.X64.Extract(vr7, 0));
        }
    }
  6. added
    in-prThere is an active PR which will close this issue when it is merged
    on Mar 24, 2025
  7. locked and limited conversation to collaborators on Apr 25, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    area-CodeGen-coreclrCLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMIblocking-clean-ci-optionalBlocking optional rolling runsin-prThere is an active PR which will close this issue when it is merged

    Type

    No type

    Projects

    No projects

      Milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions