[LoongArch64/RiscV] Add memory barriers to native AOT asm helpers #106219

Activity

1. jkotas

   added

   area-NativeAOT-coreclr

   arch-loongarch64

   arch-riscvRelated to the RISC-V architectureRelated to the RISC-V architecture

   on Aug 10, 2024
2. jkotas

   added this to the Future milestone on Aug 10, 2024
3. github-project-automation

   added this to AppModelon Aug 10, 2024
4. dotnet-policy-service commented on Aug 10, 2024

   

   dotnet-policy-serviceBot

   on Aug 10, 2024 – with Dotnet Policy Service

   Contributor

   More actions

   Tagging subscribers to this area: @agocke, @MichalStrehovsky, @jkotas
   See info in area-owners.md if you want to be subscribed.
5. jkotas commented on Aug 10, 2024

   

   jkotas

   on Aug 10, 2024

   MemberAuthor

   More actions

   cc @dotnet/samsung @shushanhf @LuckyXu-HF

   👍React with 👍2Reacted by Qiao Pengcheng and Xu Liangyu
6. jkotas

   changed the title [-][LoongArch64/RiscV] memory barriers to native AOT asm helpers[/-] [+][LoongArch64/RiscV] Add memory barriers to native AOT asm helpers[/+] on Aug 10, 2024
7. filipnavara

   added a commit that references this issue on Feb 18, 2025

   WIP: Add memory barriers to native AOT asm helpers (dotnet#106219)

   212157a
8. jkotas

   added a commit that references this issue on Feb 27, 2025

   Make linux-riscv nativeaot port robust (#112736)

   ...

   2129f3f